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Abstract This paper is devoted to the analysis of CMOS transistor circuits, fabri-
cated in nanometer technology, having multiple DC operating points. The MOS tran-
sistors are characterised by the intricate PSP 103.1.1 model elected by the CMC as a
standard. To find the operating points an approach is proposed based on a mathemati-
cal concept called a deflation. According to this concept the equations describing the
circuit are deformed to avoid the solutions earlier determined and retain the remain-
ing solutions. A new efficient deflation technique is developed and combined with the
homotopy method and the discrete circuit equivalent of the Newton–Raphson nodal
analysis. An algorithm has been worked out for finding multiple DC operating points
of CMOS circuits encountered in practical applications. To illustrate the proposed
approach three numerical examples are given.
Keywords CMOS circuits · DC analysis · Deflation technique · Multiple operating
points
1 Introduction
Finding multiple DC operating points of nonlinear circuits is a basic question of the
analysis and design and a difficult task in circuit simulation. The methods which
guarantee finding all the DC operating points are very time consuming, capable of
analysing only small size circuits. They employ different mathematical concepts and
computation techniques, e.g. linear programming [14], interval analysis [11], the idea
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of successive contraction, division and elimination of some hyperrectangular regions
where the solutions are sought [17, 18, 20], the theory of monotonic operators [19],
and the simplex method [25].
Recently several methods have been published which are capable of finding mul-
tiple DC operating points but do not guarantee finding all of them [5, 7, 10, 13, 15,
21–24]. They are less time consuming and do not require a high computing power.
Consequently, more complex circuits can be analysed. In reference [21] the deflation
concept is used to analyse circuits containing diodes and bipolar transistors having
multiple DC operating points. In this paper the deflation technique is extended to
CMOS circuits manufactured in nanometer technology.
CMOS electronic circuits fabricated in nanometer technology contain transistors
characterised by very complicated DC models, PSP or BSIM 4. Each of the mod-
els is described by several hundred nonlinear equations. Consequently, the analysis
of these circuits, even when there is a unique solution, is very time consuming and
uncertain. This is why the programs based on the SPICE simulator offer sets of dif-
ferent methods rather than one method for DC analysis, enabling us to choose a new
one when a tried method fails. For example, MicroCap 10 offers five basic meth-
ods: standard Newton–Raphson, source stepping, diagonal Gmin stepping, junction
Gmin stepping, and pseudo transient. The methods and the order in which they are
tried are user controllable. The program IsSPICE 4 offers three methods: standard
Newton–Raphson, source stepping, and Gmin stepping. DC analysis is much more
difficult and time consuming in the case of circuits having multiple operating points.
Consequently, no simulator offers a systematic method in this area, and the problem
is open.
The approach proposed in this paper employs a concept known in mathematics
under the name deflation [3, 9]. The main idea of deflation is as follows. To find suc-
ceeding solution of an equation having multiple solutions, the equation is deformed
in such a way that the earlier determined solutions are deflated out and a method
capable of finding one solution is applied. To explain this technique we consider a
nonlinear equation
f(x) = 0, (1)
where x = [x1 · · ·xn]T, f(x) = [f1(x) · · ·fn(x)]T, 0 = [0 · · ·0]T, where T denotes
transpose.
Suppose that (1) has several solutions and one of them, labelled r(1), has already
been found. To determine other solution, (1) is deformed so that it retains the remain-
ing solutions but avoids r(1). In Ref. [3] the following deformation is proposed. Let
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and solve the equation g1(x) = 0 using an appropriate method for finding one solu-
tion. Certainly, r(1) is not a solution of this equation and the sequence generated by
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the method will converge to other solution. A simple deflation matrix [3] is
M(x, r) = 1‖x − r‖C, (4)
where C is an n× n nonsingular matrix. To deflate out several solutions r(1), . . . , r(l)
the function
gl (x) = M
(
x, r(1)
) · · ·M(x, r(l))f(x) (5)
is created and equation gl(x) = 0 solved.
Unfortunately, the described approach is not effective in DC analysis of electronic
circuits. In this paper a new deflation technique is proposed and combined with the
homotopy approach and the discrete circuit equivalent of the Newton–Raphson nodal
analysis.
2 Preliminaries
Let us consider a DC circuit containing short channel MOS transistors, characterised
by a PSP model [6, 8, 12, 16, 28]. Each power supply source is represented by a
current source and a resistor connected in parallel; thus we will be able to apply the
standard nodal method for the circuit description. To keep some matrices which will
arise during the analysis well conditioned, we insert in the circuit the junction and
the node-to-ground resistors having small conductances equal to 10−12S. This is a
standard approach commonly used in DC analysis of nonlinear circuits.
Let us consider an n-channel MOS transistor fabricated in nanometer technology.
To characterise the transistor we use the PSP 103.1.1 model [8]. This model was cho-
sen by the Compact Model Council, a gathering of more than 30 of the largest inte-
grated manufacturers and electronic design automation vendors, as the standard. The
PSP model is the most advanced MOSFET model incorporating the surface-potential-
based approach and has been verified and used in circuit design for technology nodes
from 250 to 32 nm [6]. We replace the transistor by three nonlinear voltage-controlled
current sources as shown in Fig. 1.
Fig. 1 A circuit model of NMOS transistor
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Unfortunately, the functions fG, fB , and fS are not given in any explicit analyt-
ical form. However, for given values of vGS, vDS, vBS we can find iG, iB , and iS
handling several hundred nonlinear equations describing the PSP model. Also, the
derivatives of these functions with respect to vGS, vDS, and vBS can be calculated in
a numerical way.
We replace all the MOS transistors by the model depicted in Fig. 1 and describe
the circuit using the nodal method,
g(v) = 0, (6)
where v = [v1 · · ·vn]T is a vector consisting of the node voltages and g(v) =
[g1(v) · · ·gn(v)]T includes the functions fG(vGS, vDS, vBS), fB(vGS, vDS, vBS), and
fS(vGS, vDS, vBS) of all the transistors, where voltages vGS, vDS, vBS are expressed
in terms of the node voltages. The fact that these functions are not given in explicit
analytical form considerably complicates the analysis.
The first step of the proposed method for finding multiple DC operating points
is finding one of them, which will be considered as the first operating point. For
this purpose we use the Newton homotopy method [27] combined with the concept
of the discrete circuit equivalent of the Newton–Raphson nodal analysis [4]. The
Newton homotopy method sets up the equation with an additional variable λ, called
a homotopy parameter,
h(v, λ) = g(v) + (λ − 1)g(v(0)) = 0, (7)
where v(0) = [v(0)1 , . . . , v(0)n ]T is an arbitrary point, and h(v, λ) = [h1(v, λ) · · ·
hn(v, λ)]T, where




, i = 1, . . . , n. (8)
The function hi(v, λ) is interpreted as the algebraic sum of the currents flowing
through all branches meeting at the i-th node and an additional current specified
by the term (λ − 1)gi(v(0)). This additional current can be represented by a current
source connected between the i-th node and the reference node (ground).
The Newton–Raphson method for solving (7) at a given value of λ will exploit the
associated linear resistive circuit at each iteration, called the Newton–Raphson dis-
crete equivalent circuit [4], as follows. The nonlinear elements of the MOS transistor
circuit are the voltage-controlled current sources shown in Fig. 1. Let us take into
account one of them specified by iS = fS(vGS, vDS, vBS). Using the main idea of the
Newton–Raphson method, we form the equation which describes this element at the
(j + 1)-st iteration,
i
(j+1)


















































) − SGSv(j)GS − SDSv(j)DS − SBSv(j)BS .
Although the function iS = fS(vGS, vDS, vBS) is not given in explicit analytical form,
its value can be found for given values vGS = v(j)GS, vDS = v(j)DS, and vBS = v(j)BS using
the PSP model with equations (4.1)–(4.219) presented in Sect. 4 of the PSP 103.1
documentation issued 04/2009 [8] as well as the equations given in Sect. 4 of the
JUNCAP 2 documentation issued 04/2009 [8]. The derivatives ∂fS/∂vGS, ∂fS/∂vDS,
and ∂fS/∂vBS at vGS = v(j)GS, vDS = v(j)DS, and vBS = v(j)BS can be found using a numer-
ical approach.
Equation (9) describes a circuit, called a discrete model of the nonlinear voltage-
controlled current source at the (j + 1)-st iteration, associated with the Newton–
Raphson method. Similarly we create discrete models at the (j + 1)-st iteration of
the nonlinear voltage-controlled current sources iG = fG(vGS, vDS, vBS) and iB =
fB(vGS, vDS, vBS). In this way we form a discrete model of each of the transistors
associated with the Newton–Raphson method at the (j + 1)-st iteration and perform
the iteration process to find a solution. Next we increase the parameter λ and repeat
this approach until λ = 1. The solution at λ = 1, labelled r(1), is the first operating
point of the circuit.
3 Finding Multiple DC Operating Points
To determine other solutions of (6) (operating point) we propose a deflation tech-
nique, whose main idea will be explained using a simple example. Let us consider
a single equation with a single variable w(x) = 0 having two solutions labelled r(1)
and r(2). Suppose that the solution r(1) has already been found and we wish to find
the solution r(2). For this purpose we propose a deflation technique which deforms
the Newton–Raphson iteration formula rather than the equation as follows:
x(j+1) = x(j) − w(x
(j))
p(|x(j) − r(1)|)w′(x(j)) , (10)
where w′ = dw/dx, |x(j) − r(1)| = j is a distance between x at the j -th iteration
and the solution r(1) which must be deflated out, p(j ) is a nonlinear function
p(j ) =
{
sinN(Ωj ), j < δ,
1, j ≥ δ, (11)
where Ω = π2δ and δ is a preset constant, whereas N = 4.
Let the graph of the function w(x) be as depicted in Fig. 2, where the initial guess
x(0) and the assumed δ are also indicated. Since the distance 0 between x(0) and
r(1) is larger than δ, p(0) = 1 and the iteration formula (10) becomes the standard
Newton–Raphson formula. Consequently, we perform the standard Newton–Raphson
iteration to find x(1). Similarly we find x(2). Figure 2 shows that 2 = |x(2) − r(1)| <
δ, hence, p(2) < 1 and p(|x(2) − r(1)|)w′(x(2)) < w′(x(2)). Consequently, in order
to perform the third iteration, at x(2) we do not use the tangent but the straight line
having the slope smaller than w′(x(2)), leading to x(3) as illustrated in Fig. 2. Since
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Fig. 2 Illustration of the proposed deflation technique
3 = |x(3) − r(1)| > δ, p(3) = 1, and we carry out the standard Newton–Raphson
iteration finding x(4) and then x(5), x(6), . . ., converging to r(2).
In a general case of the MOS circuits specified by (6) we apply the deflation
technique, which deforms the Newton–Raphson method, to the discrete models of






























where ‖·‖2 is the Euclidean norm. Equations (12) and (13) describe a deflation dis-
crete model that has the same structure as the model discussed in Sect. 2, but different
parameters. All other discrete models are modified similarly. In this way the operat-
ing point r(1) is deflated out and another operating point, labelled r(2), is obtained.











































× (SGSv(j)GS + SDSv(j)DS + SBSv(j)BS
) (15)
and create the corresponding deflation discrete model.
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Sketch of the Algorithm
1. Replace all MOS transistors by the circuit model shown in Fig. 1 and write the
nodal equations. Set the required accuracy.
2. Find a DC operating point.
2.1. Choose zero initial guess v(0) = 0 and λ = λ1 ∈ (0,1), next create the current
sources (λ−1)gi(v(0)) i = 1, . . . , n and connect them between the nodes and
the ground.
2.2. Create the linear discrete models of the nonlinear controlled sources associ-
ated with the Newton–Raphson method for j = 0 and solve the linear circuit.
Continue this process every time updating the model parameters until a con-
vergent criterion is satisfied. In this way we obtain a solution labelled z(1) of
the homotopy equation at λ = λ1.
2.3. Choose λ = λ2 > λ1, update the sources (λ − 1)gi(v(0)), assume the initial
guess z(1) and perform step 2.2. This procedure is repeated until λ = 1. The
corresponding solution is the first operating point r(1).
3. Find another operating point r(2) by repeating step 2, using the deflation discrete
models specified by (12)–(13) for iS and similar formulas for the other controlled
sources.
4. Repeat step 3 using the deflation discrete models specified by (14)–(15) with l = 2,
enabling us to deflate out r(1) and r(2) and find operating point r(3).
5. Perform step 4 for l = 3,4, . . . until no new solution is found in the preset number
of iterations.
Note The parameters N and δ of function (11) were picked up on the basis of many
numerical experiments. During these experiments different combinations of the num-
bers belonging to the sets N˜ = {2,3,4,5} and δ˜ = {0.05,0.1,0.2} were considered
and 10 circuits of the class discussed in this paper were analysed. In any case the
difference between the numbers of found and expected solutions as well as the CPU
time were taken into account. Using the criterion of minimising the number of missed
solutions and CPU time, the parameters N = 4 and δ = 0.1 were selected and imple-
mented in the computer program. For a fixed value of N , increasing δ may cause a
solution to be missed, whereas decreasing δ makes the algorithm more time consum-
ing.
4 Numerical Examples
The proposed algorithm has been implemented in Delphi and tested using numerous
MOS circuits fabricated in nanometer technology. The calculations were executed
using a PC with an Intel® Core (TM) i7-2600 processor. To illustrate the effectiveness
of the algorithm, we consider three numerical examples. The results presented below
are correct to three decimal places. To increase the accuracy more iterations of the
Newton–Raphson method must be carried out.
Example 1 Let us consider the circuit shown in Fig. 3, based on the structures pro-
posed in [2], containing 45 MOS transistors. The W and L values of the transistors
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Fig. 3 Circuit containing 45 MOS transistors
are indicated in the figure. The proposed method leads to 3 operating points, as ex-
pected. The voltages corresponding to these operating points at four selected nodes
(A, B, C, D) indicated in Fig. 3 are listed below:
v
(1)
A = 0.300 V, v(2)A = 0.996 V, v(3)A = 0.525 V,
v
(1)
B = 0.906 V, v(2)B = 0.376 V, v(3)B = 0.637 V,
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Fig. 4 Circuit containing 12 MOS transistors
v
(1)
C = 0.339 V, v(2)C = 0.339 V, v(3)C = 0.339 V,
v
(1)
D = 0.760 V, v(2)D = 0.760 V, v(3)D = 0.760 V.
The time consumed by the method is 27 s. During the computation process the al-
gorithm exploits the deflation models specified by (12)–(13) or (14)–(15) 1056 times
with p(‖·‖) < 1.
Example 2 Let us consider the circuit shown in Fig. 4, which is a connection of
two Schmitt’s triggers based on the structure proposed in [1], containing 12 MOS
transistors. The W and L values of the transistors are indicated in the figure. The
proposed method leads to 5 operating points, as expected. They are as follows:
v(1) = [0.310 0.671 0.014 0.045 0.671 1.000 0.841 0.001 0.000 0.841]T,
v(2) = [0.310 0.554 0.052 0.320 0.713 1.000 0.786 0.003 0.002 0.786]T,
v(3) = [0.310 0.152 0.152 0.993 0.997 1.000 1.000 0.999 0.076 0.076]T,
v(4) = [0.310 0.554 0.052 0.320 0.713 1.000 0.968 0.868 0.280 0.280]T,
v(5) = [0.310 0.554 0.052 0.320 0.713 1.000 0.934 0.598 0.272 0.336]T,
where the elements of the vectors are the node voltages in volts.
The time consumed by the method is 8.47 s. During the computation process the
algorithm exploits the deflation models 424 times.
Example 3 Let us consider the circuit shown in Fig. 5, based on the one proposed
in [26], containing 15 MOS transistors. The W and L values of the transistors are
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Fig. 5 Circuit containing 15 MOS transistors
indicated in the figure. The proposed method leads to 3 operating points, as expected.
Voltages at four selected nodes (A, B, C, D) indicated in Fig. 5 are listed below:
v
(1)
A = 0.545 V, v(2)A = 0.050 V, v(3)A = 0.288 V,
v
(1)
B = 0.335 V, v(2)B = 0.925 V, v(3)B = 0.667 V,
v
(1)
C = 0.948 V, v(2)C = 0.376 V, v(3)C = 0.547 V,
v
(1)
D = 0.000 V, v(2)D = 0.999 V, v(3)D = 0.953 V.
The time consumed by the method is 7.96 s. During the computation process the
algorithm exploits the deflation models 2423 times.
The CPU time and the circuit behaviour strongly depend on the applied MOS
transistor model and also on the number of nodes and the number of solutions. For
the intricate PSP model specified by more than 200 nonlinear equations the time
of handling these equations during the computation process dominates the remaining
time consumed by the algorithm. For example, the total time consumed by the method
in Example 1 is 27 s, whereas the time of handling with the equations which describe
the transistors is 26.12 s.
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5 Discussion and Concluding Remarks
The proposed algorithm enables us to find multiple DC operating points of MOS
circuits, fabricated in nanometer technology, using an intricate PSP transistor model.
The following properties of the algorithm show its efficiency.
(i) The developed method automatically searches for multiple operating points with
no user intervention.
(ii) Unlike many other algorithms for finding multiple DC operating points, the pro-
posed one does not ask for the hybrid representation of the circuit.
(iii) The algorithm works with original nonlinearities and does not require any piece-
wise linear approximation.
(iv) The proposed algorithm does not guarantee finding all the DC operating points,
although in 13 out of 14 analysed circuits the number of obtained operating
points agrees with the expectation. However, since no existing method is capable
of finding all the DC operating points in the discussed circuits or even evaluating
their number, we are not clear about whether they can have some additional
operating points. In just 1 out of 14 analysed circuits the proposed algorithm
leads to 3 DC operating points, whereas the expected number is 5.
(v) The proposed method can be directly adapted to the circuits including MOS
transistors characterised by the BSIM 4.6 model.
Alternative methods, e.g. [5, 7, 24], which are potentially capable of finding multi-
ple operating points using the PSP model need some preliminary manipulations or
require specific user knowledge. These properties make them difficult to implement.
The above-mentioned advantages of the proposed method show that it is a useful
tool for finding multiple DC operating points of medium size, short channel CMOS
circuits.
Acknowledgements This work was supported by the National Science Centre under Grant UMO-
2011/01/B/ST7/06043.
Open Access This article is distributed under the terms of the Creative Commons Attribution License
which permits any use, distribution, and reproduction in any medium, provided the original author(s) and
the source are credited.
References
1. S.F. Al-Sarawi, Low power Schmitt trigger circuits. Electron. Lett. 38, 1009–1010 (2002)
2. J. Baker, CMOS: Circuit Design, Layout, and Simulation, 3rd edn. (Wiley/IEEE Press, New York,
2010)
3. K.M. Brown, W.B. Gearthart, Deflation techniques for calculation of further solutions of a nonlinear
system. Numer. Math. 16, 334–342 (1971)
4. L.O. Chua, P.M. Lin, Computer-Aided Analysis of Electronic Circuits, Algorithms and Computational
Techniques (Prentice-Hall, Englewood Cliffs, 1975)
5. G.S. Gajani, A. Brambilla, A. Premoli, Numerical determination of possible multiple DC solutions
on nonlinear circuits. IEEE Trans. Circuits Syst. I, Fundam. Theory Appl. 55, 1074–1083 (2008)
6. G. Gildenblat (ed.), Compact Modeling: Principles Techniques and Applications (Springer, Berlin,
2010)
2468 Circuits Syst Signal Process (2013) 32:2457–2468
7. L.B. Goldgeisser, M.M. Green, A method for automatically finding multiple operating points in non-
linear circuits. IEEE Trans. Circuits Syst. I, Fundam. Theory Appl. 52, 776–784 (2005)
8. http://pspmodel.asu.edu/
9. A.J. Hughes Hallett, Multiparameter extrapolation and deflation methods for solving equation sys-
tems. Int. J. Math. Math. Sci. 7, 793–802 (1984)
10. I. Yu, K. Yamamura, Y. Inoue, An efficient homotopy method for finding DC operating points in
nonlinear circuits, in Proc. of ISCAS 2005, vol. 5 (2005), pp. 4911–4914
11. L. Kolev, An interval method for global nonlinear analysis. IEEE Trans. Circuits Syst. I, Fundam.
Theory Appl. 47, 675–683 (2000)
12. X. Li, C.C. McAndrew, W. Wu, S. Chaudhry, J. Victory, G. Gildenblat, Statistical modeling with the
PSP MOSFET model. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 29, 599–606 (2010)
13. R.C. Melville, Lj. Trajkovic´, S.-C. Fang, L.T. Watson, Artificial parameter homotopy methods for
the DC operating point problem. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 12, 861–877
(1993)
14. S. Pastore, Fast and efficient search for all DC solutions of PWL circuits by means of oversized
polyhedra. IEEE Trans. Circuits Syst. I, Fundam. Theory Appl. 56, 2270–2279 (2009)
15. A. Reibiger, W. Mathis, T. Nähring, Lj. Trajkovic´, Mathematical foundations of the TC-method for
computing multiple DC-operating points. Int. J. Appl. Electromagn. Mech. 17, 169–191 (2003)
16. A.J. Scholten, G.D.J. Smit, B.A. De Vries, L.F. Tiemeijer, J.A. Croon, D.B.M. Klaassen, R. van
Langevelde, X. Li, W. Wu, G. Gildenblat, The new CMC standard compact MOS model PSP: advan-
tages for RF applications. IEEE J. Solid-State Circuits 44, 1415–1424 (2009)
17. M. Tadeusiewicz, DC analysis of circuits with idealized diodes considering reverse bias breakdown
phenomenon. IEEE Trans. Circuits Syst. 44, 312–326 (1997)
18. M. Tadeusiewicz, S. Hałgas, A method for the analysis of transistor circuits having multiple DC
solutions. AEÜ, Int. J. Electron. Commun. 60, 582–589 (2006)
19. M. Tadeusiewicz, S. Hałgas, Some contraction methods for locating and finding all the DC operating
points of diode-transistors circuits. Int. J. Electron. Telecom. 56, 331–338 (2010)
20. M. Tadeusiewicz, S. Hałgas, A contraction method for locating all the DC solutions of circuits con-
taining bipolar transistors. Circuits Syst. Signal Process. 31, 1159–1166 (2012)
21. M. Tadeusiewicz, S. Hałgas, Analysis of BJT circuits having multiple DC solutions using deflation
techniques (2012). doi:10.1109/ICSES.2012.6382253
22. M. Tadeusiewicz, A. Kuczyn´ski, A very fast method for the DC analysis of diode-transistor circuits.
Circuits Syst. Signal Process. 32, 433–451 (2013)
23. Lj. Trajkovic´, A.N. Willson, Theory of DC operating points of transistor networks. AEÜ, Int. J. Elec-
tron. Commun. 46, 228–241 (1992)
24. A. Ushida, Y. Yamagami, Y. Nishio, I. Kinouchi, Y. Inoue, An efficient algorithm for finding multiple
DC solutions based on the SPICE-oriented Newton homotopy method. IEEE Trans. Comput.-Aided
Des. Integr. Circuits Syst. 21, 337–348 (2002)
25. K. Yamamura, A. Machida, An efficient algorithm for finding all DC solutions of piecewise-linear
circuits. Int. J. Circuit Theory Appl. 36, 989–1000 (2008)
26. F. Yuan, Differential CMOS Schmitt trigger with tunable hysteresis. Analog Integr. Circuits Signal
Process. 62, 245–248 (2010)
27. W.I. Zangwill, C.B. Garcia, Pathways to Solutions, Fixed Points, and Equilibria. Prentice-Hall Series
in Computational Mathematics (1981)
28. Z. Zhu, A. Kathuria, S.G. Krishna, M. Mojarradi, B. Jalali-Farahani, H. Barnaby, W. Wu, G. Gilden-
blat, Design applications of compact MOSFET model for the extended temperature range (60–400 K).
Electron. Lett. 47, 141–142 (2011)
